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Abstract The processing of a high-definition video
stream in real-time is a challenging task for embedded
systems. However, modern FPGA devices have both a high
operating frequency and sufficient logic resources to be
successfully used in these tasks. In this article, an advanced
system that is able to generate and maintain a complex
background model for a scene as well as segment the
foreground for an HD colour video stream (1,920 9 1,080
@ 60 fps) in real-time is presented. The possible applica-
tion ranges from video surveillance to machine vision
systems. That is, in all cases, when information is needed
about which objects are new or moving in the scene.
Excellent results are obtained by using the CIE Lab colour
space, advanced background representation as well as
integrating information about lightness, colour and texture
in the segmentation step. Finally, the complete system is
implemented in a single high-end FPGA device.
1 Introduction
Nowadays megapixels and high-definition video sensors
are installed almost everywhere from mobile phones and
photo cameras to medical imaging and surveillance sys-
tems. The processing and storing of an uncompressed HD
video stream in real-time is quite a big challenge for digital
systems.
One of the most fundamental operation in computer vision
is the detecting of objects (either moving or still) which do
not belong to the background. Knowledge about foreground
objects is important to understand the situation that appears
in the scene. There are two main approaches: methods based
on optical flow (e.g. [5, 11, 25]) and background generation
followed by background subtraction. The methods belong-
ing to the second group are the most common to detect
motion, assuming that the video stream is recorded by a static
camera. The general idea is to find foreground objects by
subtracting the current video frame from a reference back-
ground image. For almost 20 years of research in this area, a
lot of different algorithms were proposed. A comprehensive
review on these methods is presented in [7].
When the implementation of a background generation
algorithm in FPGA devices is considered, the difference
between recursive and non-recursive algorithms has to be
stated. The non-recursive methods such as the mean, the
median from the previous N frames or W4 algorithm are
highly adaptive and are not dependent on the history
beyond the N frames. Their main disadvantage is that they
demand a lot of memory to store the data (e.g. if the frame
buffer N = 30 frames, then for the RGB colour images at
the resolution of 1,920 9 1,080 about 178 MB of memory
is needed). In the recursive techniques, the background
model is updated only according to the current frame. The
main advantage of these methods is that they have little
memory complexity and the disadvantage is that such
systems are prone to noise generated in the background
(they are conserved for a long time). Some recursive
algorithms are: the sigma–delta method [26], the single
Gauss distribution approach [39], the Multiple of Gaussian
(MOG) [37], Clustering [6] and Codebook [21].
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It is important to notice that in the recursive methods,
the background model can be represented either by only
one set of values e.g. greyscale or three-colour components
and some additional data, like variance (the sigma–delta, a
single Gauss) or by multiple set of values (MOG, Clus-
tering). The methods belonging to the second group are
better suited for scenes with dynamic changes in the
lighting conditions (e.g. shadows cast by clouds), multi-
modal background and resolve the problem of the back-
ground initialisation when there are foreground (moving)
objects present in the background training data.
Some work related to the background generation in
FPGAs can be found. In the paper [2], an implementation
of a method based on the MOG and temporal low-pass
filtering taking into consideration the specific character of
calculations performed in an FPGA device was described.
For each pixel, there were K clusters stored (few possible
background representations). A single cluster consisted of a
central value ck (represented by 11 bits: 8 bits integer part,
3 bits fractional part) and weight wk (6 bits). The following
versions of the method were described: a one cluster
greyscale (K = 1), a one cluster RGB colour space
(K = 1) and a two cluster greyscale background model
(limited by the 36-bit data bus to external memory avail-
able on the target platform). The module was implemented
on a RC 300 board with a Virtex II 6000 FPGA and 4
banks of ZBT SRAM (4 9 2M 9 36-bits).
In the paper [19], an implementation of the MOG
method in FPGA resources (Virtex 2V1000) was presented.
The primary problem with hardware implementation of this
algorithm is access to an external RAM—a single Gaussian
distribution stored with the selected precision requires 124
bits. Therefore, in the paper, a compression scheme based
on the assumption that the adjacent pixels have a similar
distribution is proposed. The simulation results show that
the method reduces the demand for RAM bandwidth by
approximately 60 %.
In the paper [29], foreground object detection using
background subtraction was presented. The background
was modeled statistically using pixel-by-pixel basis—a
single pixel was modeled by the expected colour value, the
standard deviation of colour value, the variation of bright-
ness distortion and the variation of chromaticity distortion.
Then a histogram of the normalized chromaticity distortion
and a histogram of normalized brightness distortion were
constructed. From the histograms, the appropriate thresh-
olds were determined automatically according to the
desired detection rate. Finally, the type of a given pixel was
classified as a background or a foreground object. The
algorithm was implemented in an FPGA device and worked
with 30 fps with a 360 9 240 video stream.
In the work [20], the hardware architecture for back-
ground modeling was presented. The model used a
histogram for each pixel and as the background, the central
value of the largest bin was recognized. This approach was
implemented in an Xilinx XC2V1000 FPGA device and
allowed to process a greyscale 640 9 480 video stream at
132 fps. Another approach was introduced in [10]. The
background was modeled as an average of consecutive
pixels, with a re-scaling scheme. The algorithm was
implemented, using the Handle-C language, in a Virtex
XC2V6000 device and worked in real-time (25 fps) with a
768 9 576 greyscale video stream.
In the work [1], an implementation of a sigma–delta
background generation algorithm for greyscale images was
described. The authors claimed that the system was able to
process a 768 9 576 video stream at 1,198 fps, but they
did not consider the external RAM operations and did not
present a working solution.
In the paper [11], an implementation of the MOG
method in an FPGA was presented. The module processed
a high-definition, greyscale video stream (1,920 9 1,080
@ 20 fps). The authors presented results for several dif-
ferent platforms but did not describe a working system (i.e.
the external RAM operation, the image acquisition and the
display).
In a recent work [35], a hardware implementation of a
background generation system in Spartan 3 FPGA device
which is using the Horprasert [12] method was presented.
Authors added their own shadow detection mechanism
which allows to improve the segmentation results. The
implementation was performed using the software–hard-
ware approach. Part of the computations was realized in the
Microblaze processor. Moreover, two logic description
methods were used: high-level Impulse-C language (object
detection) and VHDL (secondary modules). In the pro-
posed system, the background was not updated. The initial
statistical model was computed by the Microblaze based on
128 learning frames and, when it was created, the system
could use it to detect objects. Dilatation and erosion was
used in the final processing step (the structural element
decomposition method was used). Furthermore, labelling
was implemented. The system was able to process images
of 1,024 9 1,024 resolution at 32.8 fps. The estimated
power consumption was 5.76 W.
In another recent paper [34], a hardware implementation
on Spartan 3 of the Codebook generation method was
presented, which was originally described in the work of
[21]. The general idea of the system was very similar to the
one described in the article above, only the background
generation method was changed. Most important elements
were implemented in Impulse-C language. The Codebook
algorithm was adapted to allow a fixed point implementa-
tion. The system was able to process images of 768 9 576
resolution at the maximal frame rate of 60 fps. The estimated
power consumption was 5.76 W. Finally, comparisons of
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segmentation results were presented which points out that
the Codebook algorithm has the best accuracy among all
other algorithms analysed by authors.
The quality of foreground object detection is very
important for further stages of image analysis such as
contour retrieving and matching, segment features extrac-
tion (area, perimeter, moments etc.), human detection,
human action recognition and others. In real life applica-
tions, there are many factors which have a negative impact
on the quality, namely rapid lighting condition changes
(which may affect the background generation) or the
foreground object colour similarity to the background.
Shadows cast by the foreground objects can also influence
the segmentation result.
In this paper, an FPGA-based system which is able to
generate the background and extract the foreground object
mask for an HD colour video stream in real-time
(1,920 9 1,080 @ 60 fps) is presented.
To achieve the high quality of segmentation, several
advanced techniques are used: the CIE Lab colour space, a
background model with colour and edge information and
integration of intensity, colour and texture differences for
robust foreground object detection.
The whole system is embedded into a single Virtex 6
FPGA device, with modules implemented for image
acquisition, background generation, memory transactions,
segmentation and result presentation.
In Sect. 2, the overall concept of the system is described,
in Sects. 3–7, particular modules are explained in details. At
the end, the results and conclusions are presented.
2 Overview of the system
The proposed system consists of a digital camera, a Xilinx
development board ML605 with a Virtex 6 FPGA device
(XC6VLX240T) and an HDMI display. In the conception
phase, it was decided that all computations should be done
inside the FPGA and the foreground objects’ mask dis-
played on the monitor. The idea is presented in Fig. 1.
The system is based on the following elements:
• HDMI video source (e.g. camera or computer with
HDMI output),
• Avnet DVI I/O FMC Module with video receiver and
transmitter,
• Xilinx ML605 evaluation board with Virtex 6 device,
• HDMI display (e.g. HD TV or LCD monitor).
A functional diagram of the modules implemented in the
FPGA device is presented in Fig. 2. Most important are:
• VIDEO IN module responsible for reading the video
signal received from the HDMI source by the FMC
expansion card,
• RGB TO CIE LAB block for changing the colour space
from RGB to CIE Lab,
• BACKGROUND GENERATION hardware realisation
of an advanced background generation algorithm,
• SEGMENTATION module for foreground objects
segmentation,
• VIDEO OUT module responsible for sending the video
stream to the HDMI transmitter,
• REGS registers holding parameters needed for the
algorithm,
• UART block responsible for transmission of data
between registers and PC (run-time adjustments),
• MEM CTRL ? FIFO’s DDR3 RAM controller with
FIFO buffers.
The modules can be divided into two functional groups:
– ‘‘algorithmic’’(RGB TO CIE LAB, BACKGROUND
GENERATION, SEGMENTATION)
– ‘‘interface’’ (VIDEO IN/OUT, MEM CTRL ? FIFO’s).
All were designed using an HDL language. A detailed
description of all implemented modules can be found in
Sects. 3, 4, 5.1, 6 and 7.
3 Processing data from camera
3.1 Receiving data from camera (VIDEO IN)
The module is responsible for receiving a video stream
transmitted by the HDMI receiver over the FMC connector
to the FPGA. Because the HDMI receiver is transmitting
all three colour components in every clock cycle, there is
no need for colour restoration (e.g. Bayer filter), however it
could be implemented as presented in [22].
3.2 RGB to CIE Lab conversion
When processing colour images, an important issue is the
choice of a colour space. In [3], the authors presented
research results of different colour spaces. They pointed
out that for segmentation combined with shadow removal,
Fig. 1 Overview of the foreground objects detection system
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the best choices are the CIE Lab or the CIE Luv colour
spaces.
In this implementation, it was decided to use the CIE
Lab space. In the CIE Lab system, the RGB triplets con-
taining information about intensity of each colour are
replaced by L, a, b parameters (L—luminance, a, b—
chrominance). Conversion between RGB and CIE Lab is a
two stage process [16, 14]. In the first step RGB is trans-






















The conversion from the CIE XYZ to the CIE Lab colour
space is described by the formula:
L ¼ 116  f ðY=YnÞ  16
a ¼ 500½f ðX=XnÞ  f ðY=YnÞ
b ¼ 200½f ðY=YnÞ  f ðZ=ZnÞ
ð2Þ
where Xn = 0.950456, Yn = 1, Zn = 1.088754 are constants
responsible for the white point and f(t) is given by equation:
f ðtÞ ¼ t
1













In order to implement this conversion on an FPGA device,
all multiplications were changed to a fixed point and
executed on DSP48 blocks of Virtex 6. Because
implementing the root functions (Eq. 3) is not possible
without using a lot of reconfigurable resources and would
introduce a lot of latency, this operations were moved to
look-up tables (using the BRAM resource of the FPGA).
Since Xn, Yn, Zn are constant, four tables were created in




llutðtÞ ¼ 116ðt=YnÞ  16
ð4Þ
In this way, the problem was transformed into a different
form:
LðX; Y; ZÞ ¼ llutðYÞ
aðX; Y; ZÞ ¼ 5  ðxlutðXÞ  ylutðYÞÞ
bðX; Y; ZÞ ¼ 2  ðylutðYÞ  zlutðZÞÞ
ð5Þ
The block diagram of the RGB to CIE Lab conversion
module is presented in Fig. 3. The implementation was made
using Verilog HDL. The behavioural simulation results are
fully compliant to the software model created in C??.
4 Background generation
The starting point for selecting a background generation
algorithm were the following assumptions: the algorithm
should work with colour images, have a complex background
model and the hardware implementation should process a HD
video stream in real-time. The use of colour should improve
the quality of image analysis and the complex model
approach should allow the background modelling to be
adaptive both to rapid and slow light condition changes and
work properly in case of multimodal background.
An analysis of previous works, as well as preliminary
research and tests of the module designed for the Spartan 6
platform [22], have shown that the most crucial constraint
that has to be dealt with when implementing a background
generation algorithm, is the efficient external memory
access. Therefore, the starting point for the algorithm
selection was an extensive analysis of memory requirements
for several pre-selected methods: single Gaussian (SG); as
the method uses a simple background model, the results are
presented to illustrate the difference between simple and
complex methods [39], multiple of Gaussian [37] and
Clustering [6]. The numbers are presented in Table 1. Dur-
ing the analysis the following assumption were made: the
video stream resolution was 1,920 9 1,080 pixels, a grey-
scale pixel or colour component was represented as a fixed
point number (8 bits for the integer part and 3 bits fractional
Fig. 2 Scheme of the system
implemented in FPGA
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part), the weight (in MOG and Clustering methods) was
represented as 6-bit integer number and the number of
clusters (in MOG and Clustering methods) was K = 3. The
additional bits contain a standard deviation in SG and MOG
methods. Then for each method the following values were
calculated: size of a pixel model (number of bits required
for a single pixel model), size of a single cluster (number of
bits required to model a single cluster = pixel model ?
weight ? additional), size of the location model (number of
bits required to model one pixel of the background; for SG
this value equals ‘‘Single cluster’’, for Clustering and MOG it
equals ‘‘Single cluster’’ multiplied by the number of clus-
ters), size of the whole model (size of the location model
multiplied by the image resolution).
Each background model has two important parameters.
The first one is the size of the whole model and for the tested
methods it ranges from 2.7 to 53.4 MB. For Clustering and
MOG, the model would not fit into the local RAM resources
available in the FPGA device (the largest Xilinx Virtex 7
device provides 8.5 MB of BlockRAM), therefore, the use of
external RAM is required. The second, and more important
parameter, is the size of the location model. In a real-time
implementation, the model should be read and written with
the pixel clock frequency. For HD resolution video stream
(pixel clock 148.5 MHz), it results in a rather high require-
ment for memory throughput (i.e. for model size 216 bit,
4,000 MB/s). The maximal, theoretical width of the back-
ground model for a single location on the target implemen-
tation platform (ML 605 board with Virtex 6 FPGA device)
was 205 bits (detailed calculations are presented in Sect. 6).
Therefore, the only possible choice was the Clustering
algorithm [6], as it offers a complex background model,
colour processing and the location model size is 117 bits (for
the initially assumed precision).
Fig. 3 RGB to CIE Lab
conversion module

















SG Greyscale 11 – – 11 11 2.72
Colour 33 – – 33 33 8.16
SG Greyscale 11 – 11 22 22 5.44
(with STD) Colour 33 – 33 66 66 16.31
Clustering (K = 3) Greyscale 11 6 – 17 51 12.60
Colour 33 6 – 39 117 28.92
MOG Greyscale 11 6 11 28 84 20.76
(K = 3) Colour 33 6 33 72 216 53.39
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In the presented implementation, some changes to the
algorithm described in [6] were introduced. The first one
was picking the CIE Lab colour space as better suited for
shadow detection and removal according to [3]. The second
one was adding information about edge magnitude to the
background model. In papers [4, 18], it was pointed out that
edges improve segmentation results, particularly in the case
of sudden, local illumination changes. The Sobel operator
was used to extract edges and the edge magnitude was
defined as:
DM ¼ jSxj þ jSyj ð6Þ
where Sx and Sy are the vertical and horizontal Sobel gra-
dient, respectively. The value of DM was used as the fourth
feature together with the L, a, b components. The per-
formed software tests showed that the use of edges reduces
the penetration of moving objects into the background
model. An example is presented in Fig. 4.
4.1 Evaluation of the background model with edges
In order to evaluate the impact of adding information about
edge magnitude into the background model on the back-
ground generation algorithm and the segmentation results,
tests were performed on the Wallflower [38] dataset. It
consists of seven different video sequences, which test
several aspects of background generation algorithms:
• ‘‘Bootstrap’’ (B) background model initialization with
moving object present in the scene,
• ‘‘Camouflage’’ (C) the object is very similar to the
background,
• ‘‘Foreground Aperture’’ (FA) a stationary object starts
to move after some time,
• ‘‘Light Switch’’ (LS) sudden illumination changes,
• ‘‘Time of Day’’ (TD) gradual illumination changes,
• ‘‘Waving Trees’’ (WT) small movement in the
background,
• ‘‘Moved object’’ (MO) change in the background
(moved chair).
For each sequence, a single random frame was manually
segmented. The obtained ground truth is then compared
with the segmentation result returned by the algorithm
under test. The ‘‘Moved Object’’ sequence was not ana-
lysed in the quantitative results, because the ground truth
does not have any foreground pixels.
The performed evaluation was based on true and false
positives and negatives:
• ‘‘True Positive’’ (TP) a pixel belonging to an object is
detected as an object,
• ‘‘True Negative’’ (TN) a pixel belonging to background
is detected as background,
• ‘‘False Positive’’ (FP) a pixel belonging to background
is detected as an object,
• ‘‘False Negative’’ (FN) a pixel belonging to an object is
detected as background.
From this parameters, the following measures can be
obtained: Recall (R), Precision (P), F1 and Similarity [13, 34].
R ¼ TP
TP þ FN ð7Þ
P ¼ TP
TP þ FP ð8Þ
F1 ¼ 2 PR
P þ R ð9Þ
Similarity ¼ TP
TP þ FP þ FN ð10Þ
Recall is the true positive rate and it measures the
capability of an algorithm to detect true positives.
Precision measures the capability of avoiding false
positives. The F1 and Similarity measures are introduced
to evaluate the overall quality of the segmentation. The
obtained test results are presented in Table 2.
The analysis of the obtained results shows that in every
case using information about edges improves the segmen-
tation results. It can be particularly well observed in the
‘‘Time of Day’’ sequence. This is why adding edge infor-
mation to the background models is well justified, espe-
cially since gradients can also be used in the foreground
object segmentation stage (see Sect. 5). Also the visual
inspection of the generated background (Fig. 4) confirms
Fig. 4 Example of improving the background generation algorithm
by adding edge information to the model. a Scene, b current
background, c current background obtained with edge information
Table 2 Evaluation of the background model with edges
Test F1 Similarity
EDGES NO EDGES EDGES NO EDGES
B 0.71 0.662 0.550 0.495
C 0.946 0.940 0.898 0.886
FA 0.668 0.667 0.502 0.501
LS 0.645 0.634 0.476 0.464
TD 0.603 0.405 0.432 0.254
WT 0.943 0.939 0.892 0.885
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the numerical results—in the model with information about
edges a smaller penetration of objects into the background
can be observed.
4.2 Precision
In order to choose the correct parameters and computing
precision, a software model of the Clustering algorithm
was implemented in C?? with the use of the OpenCV
library [30]. All calculations were performed with fixed
point numbers and the precision and number of background
models were adjustable (from 1 to 4).
In the first step, the influence of different fixed point
precisions on the background model, particularly on cal-
culating the running average, was examined.
Bact ¼ a1  I þ ð1  a1Þ  B ð11Þ
where B background model, Bact updated background
model, I frame and a1 parameter controlling the back-
ground update rate.
For selected values of a1 parameter (0.25, 0.125, 0.05,
0.01, 0.005, 0.001) and 0–5 bits for fractional part, the Eq. 11
was calculated for all possible input values (I and B in range
0–255). Then the maximal and mean error between the
examined representation and double floating point precision
was calculated. The results are presented in Figs. 5 and 6.
An analysis of the graphs shows that a reasonable
compromise between the representation error and the
number of bits allocated to the fractional part is a 3-bit
precision. Assuming that the default update rate value will
be a = 0.05 relatively small errors occur. Therefore, this
value was chosen as a basis for the background module.
Another issue is the representation of the gradient mag-
nitude. The Sobel operator used on L component takes values
in range [ -400; 400], therefore, the magnitude (calculated
according to (6)) can be in the range [0, 800]. The storing of
the full information about gradients requires 10 bits for the
integer part and 3 bits for the fractional part (according to the
analysis made above). However, due to the auxiliary nature
of the information, it was decided to limit the representation
to 6 bits integer part (range 0–63), so the vertical and hori-
zontal gradients can be in the range [-31, 31] and the
potential overflow is handled by saturation.
Starting with the maximal throughput to external
memory on an ML 605 platform and the input image res-
olution 1,920 9 1,080, the following parameters were
chosen. The number of background models was set to
K = 3 and the representation of a single pixel was set to:
• component L—10 bits (7 for integer part, 3 for
fractional part)
• components a, b—2 9 11 bits (8 for integer part, 3 for
fractional part)
• gradient magnitude M—9 bits (6 for integer part, 3 for
fractional part)
• weight—6 bits (parameter described in detail in
Sect. 4.3)
Summing up, one model consumes 47 bits to represent a
pixel of the background, three models use 141 bits.
4.3 Processing steps
When processing a video stream the following steps are
carried out (independently for each pixel):
(A) Calculating the distance between a new pixel and
each of the clusters. Distances are computed sepa-
rately for luminance, chrominance and gradient
magnitude based on the equations:
dL ¼ jLF  LMij ð12Þ
dC ¼ jCaF  CaMij þ jCbF  CbMij ð13Þ
dM ¼ jMF  MMij ð14Þ
where LF, CaF, CbF, MF are the values for current
frame (luminance, chrominance and edge magni-
tude), LMi, CaMi, CbMi, MMi values from ith back-
ground cluster.
Fig. 5 The maximum representation error, depending on the number
of bits for the fractional part for different values of the parameter a
Fig. 6 The mean representation error, depending on the number of
bits for the fractional part for different values of the parameter a
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(B) Choosing the cluster which is closest to the actual
pixel, checking if for this pixel all distances dL, dC
and dM are all smaller than the defined thresholds
(luminanceTh, colourTh and edgeTh).
(C) In the case when the cluster fulfils the conditions
from (B), it is updated using the Eq. 11. Moreover,
the weight of the cluster is incremented. Because the
weight representation is 6-bits long, its maximum
value is 63. In the next step, all clusters are sorted. It
can be noticed that some simplification of the sorting
algorithm can be made based on the assumption that
the cluster where the weight was incremented can
change its position only with the cluster before it. In
most cases, this assumption is true and allows the
simplification of the sorting both in software and
hardware.
(D) In the case when no cluster matched the actual pixel, in
the original implementation the cluster with the
smallest weight was replaced with the actual pixel
and its weight was cleared. In the test phase, it turned
out that such an approach results in a too quick
penetration of foreground objects into the background
(e.g. a car that stopped for a moment). Therefore, it was
decided to introduce a modification. It is based on
using the update scheme from Eq. 11 with parameter
a2, instead of directly replacing the value.
Another modification introduced to the algorithm was
omitting the foreground object detection module proposed
in the original implementation. The foreground object
mask is computed in a different module (described in
Sect. 5) and the background generation module provides
only information about the background value in each
localisation. The cluster is considered valid only if its
weight is greater than the threshold (weightTh). The last
cluster (with the smallest weight) is not considered as a
possible candidate for the background as it is in fact a
buffer between the current frame and the background
model.
The block diagram of the proposed background gener-
ation module is shown in Fig. 7. It was described in VHDL
with some parts automatically generated from the Xilinx
IPCore Generator (multipliers, delay lines).
Description of used submodules:
• || ||—computing distance between current pixel and
background model
• D—delay (for synchronisation of pipelined operations)
• MINIMUM DISTANCE—choosing the background
cluster with the smallest distance to current pixel
• UPDATE SELECT—picking the right background
cluster to be updated
• UPDATE MODEL—implementation of Eq. 11 and
weight updating. For a parameter which is from range
[0;1) a fixed point, 10 bits, representation was used.
Multiplying is realised with hardware DSP48 blocks
available in the Virtex 6 device
• SORT MODELS—sorting of the clusters and choosing
the actual background representation
• SOBEL—Sobel Edge detector
5 Foreground object segmentation
The most commonly used method to detect foreground
objects is based on thresholding the differential image
between the current frame and the background reference
frame. This approach was also exploited in this work,
however, it was decided to use not only information about
lightness and colour, but also about texture. Moreover, the
algorithm was constructed in a way to minimise the
shadows impact on the final segmentation result.
Fig. 7 Block diagram of background generation module
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Two basic properties of shadow has to be taken into
consideration when designing a shadow removal method:
the shadow does not change the colour but only the light-
ness (tests conducted in day light showed that this is not
entirely true) and the shadow does not have an impact on
the texture of a surface [27]. After the analysis of the
results from the work [3], the CIE Lab colour space seems
to be the best choice.
In order to exploit the second property, in the pre-
liminary research phase several texture descriptors: local
standard deviation, local range, local entropy, Sobel edge
detector, normalized cross correlation (NCC) [17], nor-
malized gradient difference (NGD) [23], local binary
patterns (LBP) [28], shift invariant local ternary patterns
(SILTP) [33], RD measure presented in [40] and measure
introduced in [36] were implemented and tested on on the
Wallflower dataset. The examples of the analysed texture
operators are presented in Fig. 8.
Measures F1 and Similarity were computed for each
descriptor for all the test sequences. The results are sum-
marized in the graphical form in Fig. 9. The analysis of the
obtained data shows that in each case the NGD descriptor
score is among the three best results. None of the other
descriptors is able to improve the foreground object mask
so significantly. This is why the NGD descriptor was
implemented in the final hardware system.
Fig. 8 The examples of the use of texture operators: a scene, b
background model, c local standard deviation, d local range, e local
entropy, f Sobel edge detector—magnitude, g Sobel edge detector—
direction, h NCC, i NGD, j LBP, k SILTP, l RD measure and m
measure introduced by Sanin [36]. Images originate from [15]
Fig. 9 Evaluation of different edge descriptors on the Wallflower dataset
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5.1 Hardware implementation
In this paper, a foreground segmentation method with shadow
removal is proposed. It is based on three parameters: lightness
(L component from the CIE Lab colour space), colour (a, b
components) and the NGD texture descriptor. The distance of
the current frame to the background is computed according to
Eqs. 12 and 13. The values of all the three parameters
(lightness, colour, texture) are normalised by using a method
similar to one described in [24].




where b is a parameter from range (0;1] (0.75 was used for
the experiments), max(d) is the maximal value of measure
(12), (13) and (14). Moreover, for chrominance a mecha-
nism for removing small values (noise) was implemented.
Based on normalised values, a combination of three
measures was proposed:
LCT ¼ wLdNL þ wCdNðabÞ þ wT NGDN ð16Þ
where wL, wC, wT weights (values determined by experi-
ments are 1, 3, 2), dNL is the normalised difference of
lightness, dN(ab) is the normalised difference in colour,
SNGDN normalised NGD descriptor. In the last step of the
algorithm, the LCT parameter is thresholded with fixed
threshold (0.95 in conducted experiments). A 5 9 5 binary
median filtering was chosen for the final image processing.
The block schematic of the segmentation module is pre-
sented in Fig. 10. It was described in VHDL language by
utilizing IP Cores generated in the Xilinx Core Generator
(multiplication, delay lines). The resolution 1,920 9 1,080
was used for implementation. This is important, because of
the delay lines length used in the SOBEL, NGD and the
MEDIAN 5 9 5 blocks as well as the final resource utilisa-
tion and the latency introduced by the module.
Modules description:
• || L || and || ab ||—computing distance between the
current frame and the background according to Eqs. 12
and 13
• NGD—module for NGD computation,
• D—delay (for synchronization of pipelined operations),
• NORM—module for normalising the values into range
[0;1],
• INTEGRATION—module for integrating lightness,
colour and texture information, and the final threshold-
ing operation (foreground/background decision),
• MEDIAN 5 9 5—binary median with 5 9 5 window.
5.1.1 NGD computation
The normalized gradient difference (NGD) [23] is defined
as:
Rði; jÞ ¼ 1 
P
ðn;mÞ
2  krIðn; mÞk  krBðn; mÞk  cosðhÞðn;mÞ
P
ðn;mÞ
krIðn; mÞk2 þ krBðn; mÞk2
ð17Þ
Fig. 10 Diagram of the
segmentation module
Fig. 11 Proposed architecture for NGD computation
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where r I is the gradient (horizontal and vertical) of the
current frame, r B is the gradient (horizontal and vertical)
of the current background, kk is the magnitude and h is the
angle between r I and r B.
The block schematic for the normalized gradient dif-
ference (NGD) texture descriptor computation is presented
in Fig. 11. The inputs are Sobel gradients for x and y
directions from the current frame and the background.
Then the cross and auto correlation for the gradients are
obtained by summation of multiplication results for the
appropriate pairs. In the next step, the sum of the correla-
tion parameters within the 5 9 5 window is determined.
This is done by gathering the 5 9 5 context for each group,
then the 25 to 1 adder tree is used to sum all the values
together (designed in pipelined cascade fashion to maxi-
mize the clock speed). The accumulated results of each
window are provided to the next block, which is respon-
sible for the computing parameters G and R, using two
more complex operations, namely division and square root
(IP Cores provided by Xilinx are used). Finally, some
thresholding operations are done on both G and R and the
result is obtained by taking the dot product of them (a
detailed description one can find in [23]).
6 External memory operations
The ML605 board is equipped with 64-bit data bus to
DDR3 memory which is working with 400 MHz clock
(data rate is 800 MHz as it is a DDR memory). The user
logic is working with only 200 MHz clock, so the memory
port width is 256-bit (to allow full bandwidth). The max-
imum theoretical data transfer for this hardware configu-
ration can be computed as 2 9 400 MHz, 8 bytes (64 bits)
which is 6,400 MB/s. Yet in dynamic memories not only
data is transferred but also commands. Moreover the access
time is not constant (depending whether a bank or column
has to be opened as well as refresh commands must be
issued periodically).
In the described implementation an HD video stream is
processed (1,920 9 1,080 @ 60 fps) therefore it was nec-
essary to determine the maximum model width which can
be used in the background generation module (Sect. 4).
The data rate for an HD stream is 1,920 9 1,080 @ 60
fps = 124.416 MHz, yet the pixel clock is 148.5 MHz (as
there are additional blanking periods). For background
generation the model for a pixel has to be loaded from the
memory and stored back in each clock cycle, so access to
the memory with at least 248.832 MHz clock is needed. As
the maximum memory bandwidth computed previously is
6,400 MB/s, the maximum theoretical memory model
width is 205 bits.
Another problem is, that the memory interface port
width is fixed and set to 256 bits. Reducing it to non power
of two widths is problematic. That is why only three
combinations were checked, 128-bit, 160-bit (128 ? 32),
192-bit (128 ? 64). During the simulation and test phase,
it was possible to sustain an uninterrupted data flow for
both 128-bit and 160-bit width transfers. As for the 192-bit
model, it turned out that, however theoretically possible, it
is not achievable (because in order to reduce the
148.5 MHz pixel clock to 124.4 MHz data clock, a very
large FIFO would be needed).
Xilinx is providing an example design of a memory
controller IP core (called Memory Interface Generator,
MIG) for the Virtex 6 device family. It is a highly opti-
mized design which ensures a very efficient way of com-
municating with external memory. It automatically
calibrates, initializes and refreshes the memory, so the
designer is responsible only for providing some control
logic to issue the read or write commands with valid
addresses and transferring the data to and from the IP core.
In order to achieve maximum performance the user logic
presented in Fig. 12 is proposed.
Non power of two (160–256 and 256–160 bits) FIFO’s
were designed to allow data conversion between the
background generation module and the memory controller
as well as a clock domain crossing.
At the initialization stage the background generation
module is turned off, that is why the read FIFO can be
loaded with data without any interruption. After it is filled,
the module waits for the vertical synchronisation signal
(the moment when no video data is present, so the back-
ground generation can be safely turned on). When a new
frame from the camera is transmitted, the background
generation module loads a pixel model from the READ
FIFO, processes it and stores it back to WRITE FIFO.
From the WRITE FIFO, it is transferred to the small TEMP
FIFO. When this FIFO is full, the burst sequence is trig-
gered, storing all data from TEMP FIFO to the external
memory. In the next step, the read burst sequences are
Fig. 12 RAM controller block diagram
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triggered to read the same amount of new pixel models.
Then the module returns to the idle state (waiting for the
full flag again).
The approach with TEMP FIFO is beneficial as only a
full length burst access is initialized (no short bursts).
Because to fill the TEMP FIFO, the exact same amount of
pixel models has to be removed from READ FIFO. This
means, that only by checking the full flag of the TEMP
FIFO, the controller gains the information that it has both
enough data to transfer as well as enough free space to
store the incoming data, moreover it is a fixed and the same
number of bytes.
7 Additional modules
7.1 Parameter setting (REGS, UART)
To allow parameters of the system to be changed in real
time, a PL2031 USB to UART bridge available on an
ML605 board was used. At the FPGA side, the UART
module for transmitting and receiving data via the RS232
protocol was implemented which is able to read and write
thirty-two 16-bits registers. Those registers are connected
to particular module inputs which allow changes to their
behaviour.
7.2 Visualisation (VIDEO OUT)
Although the ML605 board has a DVI output, it does not
support the HD video stream. This is why, the video result
is transmitted from the FPGA to the external HDMI
encoder on the FMC module. To do this, the processed
video has to be reformatted (using hardware DDR buffers)
and the encoder has to be configured correctly by the I2C
bus (A Picoblaze processor is applied).
8 System integration
All modules described in Sects. 3–7 were integrated
according to the block diagram presented in Fig. 1. The
project was synthesised for a Virtex 6 (XC6VLX 240T-
1FF1156) FPGA device using Xilinx ISE 13.4 Design
Suite.
Simulations performed in ModelSim 6.5c (behavioural
and after place and route) confirmed that the hardware
modules are fully compliant with software models descri-
bed in C??. The reported maximal operating frequency
(after place and route phase) was 172 MHz, which allows
processing a colour HD video stream @60 frames per
second. The power consumption reported by Xilinx
XPower Analyzer for the device (On-Chip) is about
7.07 W. In addition, two power measurements for the
whole ML605 board were performed: without running
logic (14.16 W) and with running logic (24.6 W). There-
fore, the FPGA system power consumption was about
(10.44 W). The resource usage is presented in Table 3.
The remaining logic can be used for implementing initial
image filtering (elimination of camera noise), implementing
median filtering between the background generation and
segmentation module or other image processing operations,
except for those which need external memory access.
In Table 4, a comparison between the power consump-
tion of the described design (Virtex 6 FPGA) and a pre-
vious version of the moving object detection system
(Spartan 6 FPGA) [22] is presented. The first noticeable
difference between the designs is the video stream reso-
lution. On the SP605 board the throughput to external
RAM memory is too low to support a HD stream. Fur-
thermore the SILTP descriptor was replaced by the NGD
descriptor, because the conducted research showed that it
generates better result (details in Sect. 5). The power
measurements indicate that the Spartan 6 design consumes
approximately 8 times less power than the Virtex 6 one, but
on the other hand the Virtex 6 design performs more GOPS
(the method for computing parallel performance was
described in [9]). However, it would be possible to
implement the HD version of the algorithm on a board with
Spartan 6, but only if a high throughput to external RAM
was available (e.g. more than one DDR3 RAM bank).
9 Results and conclusions
9.1 Algorithm
The foreground object segmentation method proposed in
this work assumes the integration of three pieces of
information: lightness, colour and texture in order to obtain
better results and allow the removal of shadows. It was
already pointed out above that this approach gives better
results than using only lightness. The results also confirm
that using the colour background model gives better results
(although the memory complexity is three times higher).
Figure 13 presents such a situation. In Fig. 13c it can be
Table 3 Project resource utilisation
Resource Used Available Percentage
FF 22,301 301,440 7
LUT 6 16,594 160,720 11
SLICE 6,029 37,680 16
DSP 48 35 768 4
BRAM_36 57 416 13
BRAM_18 44 832 5
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observed that the lightness of the persons shirt (upper part)
is almost the same as the background and it is impossible to
propose a good threshold for the whole silhouette. Infor-
mation about the colour (Fig. 13d) allows a better seg-
mentation. The NGD texture descriptor (Fig. 13e) provides
additional information. The integration of all the features
(Fig. 13f) according to the Eq. 16 allows for the proper
segmentation of the silhouette (Fig. 13h).
The implemented method was also evaluated on multi-
ple video sequences from the Wallflower [38] and Intelli-
gent Room [32] datasets. The obtained results were
compared with other papers [35] and [34]. During testing
the following algorithms were compared: MOG [37], seg-
mentation with Bayes decision rules (FGD) [24], Code-
book (in original version [21] (CB) and hardware modified
(CBH) [34]), simplified Multiple of Gaussian (MOGH) [2],
Table 4 Power consumption comparison














640 9 480 25 SILTP 0.9 1.2 5.45 4.54
Virtex 6
(ML605)
1,920 9 1,080 148 NGD 7.07 10.44 38.33 3.67
Fig. 13 Segmentation example, a current frame, b background, c difference in lightness, d difference in colour, e NGD texture descriptor, f
integration of information g) thresholded image, h thresholded image with 5 9 5 median, i result. Images originate from iLIDS [15]
Fig. 14 The performance of the proposed algorithm evaluated using F1 and Similarity measures
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Horprasert algorithm [12] and the algorithm proposed in
this article (CLH). The obtained results are presented as
charts in Fig. 14, the algorithm proposed in this article is
marked in black.
The proposed method gave the best results for the B, C,
LS sequences and almost the same as the Codebook
algorithm for the FA and WT sequences. Only for the TD
test sequence the algorithm gave slightly worse results.
Based on the mentioned comparison it can be stated that
the algorithm is on the forefront of object segmentation
methods. The graphical results for the Wallflower dataset
are presented in Fig. 15, the examples for other algorithms
can be found in [35] and [34].
The shadow removal performance is heavily influenced
by using only local information (pixel, small context) and
in many cases it fails. Research and literature seem to
confirm this observation. However, it is possible to point
out situations (Fig. 16a, b) where the proposed method is
able to reduce shadow impact. In the case presented in
Fig. 16c and d, with stronger light, the shadows become
deeper and the proposed algorithm is not able to make
proper segmentation of the silhouettes. It is also worth
mentioning that the described approach is less sensitive to
choosing the final binarization threshold than methods
using only some of information (e.g. lightness).
The ‘‘Intelligent Room’’ sequence [32] was used to
analyse the performance of shadow removal. Because the
proposed algorithm is not providing the shadow mask
explicitly, it was not possible to use the methodology
described in [32]. We propose a different measure. The
number of pixels from shadow falsely reported as objects
were counted and divided by the total size of shadow mask
(result 7.6 %) and the number of pixels reported as back-
ground and truly belonging to shadow of an object (result
92.4 %). This results prove the high efficiency of the
proposed algorithm in shadow removal from foreground
mask. Example result is presented in Fig. 17.
9.2 System
The described FPGA system for detecting foreground
objects was integrated and tested in a real life environment.
Fig. 15 The Wallflower test
images, ground truth and
segmentation results
Fig. 16 Sample shadow removal. Correct removal (no strong light), a
scene, b foreground object mask (binary image). Wrong removal
(strong light, deep shadows) c scene, d foreground objects mask
(binary image). Image a originates from PETS [31]
Fig. 17 Shadow elimination example. a Input image, b ground truth
(blue object, red shadow), c obtained segmentation results
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It is able to work with a targeted HD resolution
(1,920 9 1,080) at 60 fps on colour images in the CIE
Lab colour space. For comparison, the same algorithm
implemented in C?? requires 1.7 s to process a single HD
frame on a standard PC with Intel Core i7 2600 3.4 GHz
processor. The estimated computational power of the pre-
sented hardware processor is 38.33 GOPS (additions,
subtractions, multiplications, divisions, square root and
comparisons) and the data rate between the FPGA and the
external RAM is 4,976 MB/s. The module introduces a
latency of over six image lines, mainly due to the three
context operations: Sobel edge detection, NGD texture
operator and median filtering.
The proposed hardware design was compared with
hardware implementations of background generation and
foreground segmentation algorithms described in literature
in a similar way to the one presented in the work [35]. The
results are presented in Table 5. The designed hardware
module allows to process HD video stream and has the best
MPPS ratio (Mega Pixels Per Second).
The system works properly and according to expecta-
tions. An example of segmentation result is presented in
Fig. 18. The current video frame (left) and the foreground
object mask (right) are displayed on the HD LCD monitors.
10 Summary
A system for foreground object segmentation with shadow
removal implemented in an FPGA device was described in
this article. It consists of several different hardware modules
described in Verilog and VHDL languages: the HDMI image
acquisition, the RGB to CIE Lab conversion, the Sobel edge
detection, the background generation, the segmentation, the
NGD texture descriptor, the external RAM controller, the
serial communication with a PC and the interface to the
HDMI display. A complex background generation algorithm
combined with foreground object segmentation considering
three features: lightness, colour and texture was imple-
mented on a hardware platform. Finally, a real-time system,
able to process 60 fps, with a resolution of 1,920 9 1,080
pixels in colour, was created. Test performed on the Wall-
flower data set indicate that the proposed solution is one of
the best available and a comparison with other hardware
implementations shows that the system offers the highest
pixel per second processing rate.The results show that an
FPGA device is a well suited platform for implementing
sophisticated image processing algorithms for video sur-
veillance systems and other computer vision applications.
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